AER Building Blocks for Multi-Layer Multi-Chip Neuromorphic Vision Systems

نویسندگان

  • Rafael Serrano-Gotarredona
  • Matthias Oster
  • Patrick Lichtsteiner
  • Alejandro Linares-Barranco
  • Rafael Paz-Vicente
  • Francisco Gomez-Rodriguez
  • Håvard Kolle Riis
  • Tobi Delbrück
  • Shih-Chii Liu
  • S. Zahnd
  • Adrian M. Whatley
  • Rodney J. Douglas
  • Philipp Häfliger
  • Gabriel Jiménez-Moreno
  • Antonio Abad Civit Balcells
  • Teresa Serrano-Gotarredona
  • Antonio Acosta-Jimenez
  • Bernabé Linares-Barranco
چکیده

UIO: Department of Informatics, University of Oslo Philipp Häfliger, Håvard Kolle Riis, Tor Sverre Lande INI: Inst. of Neuroinformatics, UNI-ETH Zürich Tobi Delbruck, Patrick Lichtsteiner, Matthias Oster, Adrian Whatley, Sam Zahnd, Rodney Douglas, Shih-Chii Liu IMSE: Inst. of Microelectronics, Seville Antonio Acosta-Jiménez, Luis A. Camuñas, Jesús Costas-Santos, Bernabé Linares-Barranco (coordinator), Rafael Serrano-Gotarredona, Teresa Serrano-Gotarredona USE: University of Seville Anton Civit, I. García-Vargas, F. Gomez-Rodriguez, G. Jiménez, A. Linares-Barranco, L. Miro, R. Paz, M.A. Rodríguez, R. Senhadji-Navarro

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A multi-chip pulse-based neuromorphic infrastructure and its application to a cortical model of orientation selectivity

The growing interest in pulse-mode processing by neural networks is encouraging the development of hardware implementations of massively parallel networks of Integrate-and-Fire (I&F) neurons distributed over multiple chips. Address-event representation (AER) has long been considered a convenient transmission protocol for spike based neuromorphic devices. One missing, long-needed feature of AER-...

متن کامل

A PCI based high-fanout AER mapper with 2 GiB RAM look-up table, 0.8 µs latency and 66MHz output event-rate

Neuromorphic systems have been increasing in size and complexity in recent years, thanks also the adoption of the Address-Event Representation (AER) as a standard for transmitting signals among chips, and building multi-chip event-based systems. AER mapper devices that route AddressEvents from multiple sources to different multiple destinations are crucial components of these systems, as they a...

متن کامل

Multi-Chip Neuromorphic Motion Processing

We describe a multi-chip CMOS VLSI visual motion processing system which combines analog circuitry with an asynchronous digital interchip communications protocol to allow more complex motion processing than is possible with all the circuitry in the focal plane. The two basic VLSI building blocks are a sender chip which incorporates a 2D imager array and transmits the position of moving spatial ...

متن کامل

Interfacing with address events

Address event representation (AER)1 has long been considered a convenient transmission protocol for neuromorphic devices. This is because messages are transmitted by an asynchronous sequence of all-or-nothing ‘digital’ spikes, carrying information in the (analog) pattern of inter-spike time intervals. One evolution of the originally proposed point-to-point AER protocol is a many-to-many, fully-...

متن کامل

Neuromorphic selective attention systems

Selective attention mechanisms allow sensory systems with limited processing capacity to function in real time independent of the size of the stimulus input space. They can be particularly useful in vision systems, where the amount of information provided by the sensors typically exceeds the system’s processing capacity. We present circuits for implementing models of selective attention mechani...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2005